Content deleted Content added
m clean up using AWB |
→Hierarchical: paragraph incorrectly stated the order of magnitude |
||
Line 23:
=== Hierarchical ===
MIMD machines with hierarchical shared memory use a hierarchy of buses (as, for example, in a "[[Fat tree]]") to give processors access to each other's memory. Processors on different boards may communicate through inter-nodal buses. Buses support communication between boards. With this type of architecture, the machine may support over
== Distributed memory ==
|