Content deleted Content added
No edit summary |
between these 4 references the concepts I'm trying to explain should be visible, and there's more to talk about e.g. 'what memory access patterns are helped by the PGAS approach'. Also combinations of scatter/gather with sequential for input/output etc |
||
Line 7:
<ref>{{cite web|title=enhancing cache coherent architectures with memory access patterns for embedded many-core systems|url=http://www.cc.gatech.edu/~bader/papers/EnhancingCache-SoC12.pdf}}</ref>
<ref>{{cite web|title=gpgpu scatter vs gather|url=http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter31.html}}</ref>
<ref>{{cite web|title=Analysis of Energy and Performance of Code Transformations for PGAS-based Data Access Patterns||url=http://nic.uoregon.edu/pgas14/papers/pgas14_submission_17.pdf}}</ref>
<ref>{{cite web|title=partitioned global address space programming|url=https://www.youtube.com/watch?v=NU4VfjISk2M}}</ref>
Computer memory is usually described as 'random access', but traversals by software will still exhibit patterns that can be exploited for efficiency.
| |||