Cycles per instruction: Difference between revisions

Content deleted Content added
Line 13:
 
==Explanation==
Let us assume a [[classic RISC pipeline]], with the following 5five stages:
# Instruction fetch cycle (IF).
# Instruction decode/Register fetch cycle (ID).