Logic simulation: Difference between revisions

Revision as of 13:03, 15 August 2019

Revision as of 18:00, 6 March 2020

Line 9:

==Length of simulation==

The level of effort required to debug and then verify the design is proportional to the maturity of the design. That is, early in the design’sdesign's life, bugs and incorrect behavior are usually found quickly. As the design matures, the simulation will require more time and resources to run, and errors will take progressively longer to be found. This is particularly problematic when simulating components for modern-day systems; every component that changes state in a single clock cycle on the simulation will require several clock cycles to simulate.

A straightforward approach to this issue may be to emulate the circuit on a [[field-programmable gate array]] instead. [[Formal verification]] can also be explored as an alternative to simulation, although a formal proof is not always possible or convenient.