Classic RISC pipeline: Difference between revisions

Content deleted Content added
Pcordes (talk | contribs)
Solution A. Bypassing: The AND instruction does bitwise-and (C &) not logical-and (C &&)
m Task 70: Update syntaxhighlight tags - remove use of deprecated <source> tags
Line 70:
 
Suppose the CPU is executing the following piece of code:
<sourcesyntaxhighlight lang="nasm">
SUB r3,r4 -> r10 ; Writes r3 - r4 to r10
AND r10,r3 -> r11 ; Writes r10 & r3 to r11
</syntaxhighlight>
</source>
The instruction fetch and decode stages send the second instruction one cycle after the first. They flow down the pipeline as shown in this diagram: