No instruction set computing: Difference between revisions

Revision as of 02:41, 31 May 2020

Revision as of 15:48, 15 August 2020

Line 3:

{{Technical|date=October 2010}}

{{Update|date=January 2017}}

{{Merge|Zero instruction set computer|discuss=Talk:No instruction set computing#Proposed merge with Zero instruction set computer|date=July 2019}}

}}

'''No instruction set computing''' ('''NISC''') is a computing architecture and compiler technology for designing highly efficient custom processors and hardware accelerators by allowing a compiler to have low-level control of hardware resources.

Line 19 ⟶ 18:

Since NISC datapaths are very efficient and can be generated automatically, NISC technology is comparable to [[High-level synthesis|high level synthesis]] (HLS) or [[C to HDL]] synthesis approaches. In fact, one of the benefits of this architecture style is its capability to bridge these two technologies (custom processor design and HLS).

==Zero instruction set computer==

== History ==

In [[computer science]], '''zero instruction set computer''' ('''ZISC''') refers to a [[computer architecture]] based solely on [[pattern matching]] and absence of [[instruction (computer science)|(micro-)instructions]] in the classical{{huh|reason=What would be an example of a non-classical micro-instruction?|date=December 2016}}<!-- some confusion here could probably be resolved by updating the instruction article --> sense. These chips are known for being thought of as comparable to the neural networks, being marketed for the number of "synapses" and "neurons".<ref name="BrainChip"/> The [[acronym and initialism|acronym]] ZISC alludes to [[reduced instruction set computer]] (RISC).{{fact|date=December 2016}}

ZISC is a hardware implementation of [[Kohonen network]]s (artificial neural networks) allowing massively parallel processing of very simple data (0 or 1). This hardware implementation was invented by Guy Paillet,{{Citation needed|date=December 2018}} developed in cooperation with the IBM chip factory of [[Essonnes]], in France, and was commercialized by IBM.

The ZISC architecture alleviates the [[memory bottleneck]]{{clarify|date=December 2016}} by blending pattern memory with pattern learning and recognition logic.{{how|date=December 2016}} Their massively parallel computing solves the {{Clarify|text="[[Winner-take-all in action selection|winner takes all problem in action selection]]"|post-text=from [[Winner-take-all (computing)|Winner-takes-all]] problem in [[Artificial neural network|Neural Network]]s|reason=Per [https://pdfs.semanticscholar.org/1e0c/54bd88223e009997a04dcd2a0f3fa0af3848.pdf source], [[Winner-take-all (computing)|Winner-takes-all]] is defined as a different principle from [[Winner-take-all in action selection]], but both are relevant to [[Artificial neural network|Neural Network]]s|date=December 2016}} by allotting each "neuron" its own memory and allowing simultaneous problem-solving the results of which are settled up disputing with each other.<ref name="Gigaom"/>

===Applications and controversy===

According to [[TechCrunch]], software emulations of these types of chips are currently used for image recognition by many large tech companies, such as [[Facebook]] and [[Google]]. When applied to other miscellaneous pattern detection tasks, such as with text, results are said to be produced in microseconds even with chips released in 2007.<ref name="BrainChip"/>

Junko Yoshida, of the ''[[EE Times]]'', compared the NeuroMem chip with "The Machine", a machine capable of being able to predict crimes from scanning people's faces, from [[Person of Interest (TV series)]] describing it as "the heart of [[big data]]" and "foreshadow[ing] a real-life escalation in the era of massive data collection".<ref name="NeuroMem"/>

== History ==

In the past, microprocessor design technology evolved from [[complex instruction set computer]] (CISC) to [[reduced instruction set computer]] (RISC). In the early days of the computer industry, compiler technology did not exist and programming was done in [[assembly language]]. To make programming easier, computer architects created complex instructions which were direct representations of high level functions of high level programming languages. Another force that encouraged instruction complexity was the lack of large memory blocks.

Line 29 ⟶ 39:

== See also ==

* [[C to HDL]]

* [[Content-addressable memory]]

* [[One instruction set computer]] (OISC)

* [[TrueNorth]]

==References==

{{Reflist|refs=

<ref name="BrainChip">{{cite web |title=The Ongoing Quest For The ‘Brain’ Chip |author-first=Philippe |author-last=Lambinet |publisher=[[TechCrunch]] |url=https://techcrunch.com/2015/01/31/the-ongoing-quest-for-the-brain-chip/}}</ref>

<ref name="Gigaom">{{cite web |title=Make way for more brain-based chips |author-first=Stacey |author-last=Higginbotham |publisher=[[Gigaom]] |url=https://gigaom.com/2011/11/14/make-way-for-more-brain-based-chips/}}</ref>

<ref name="NeuroMem">{{cite web |title=NeuroMem IC Matches Patterns, Sees All, Knows All |author-first=Junko |author-last=Yoshida |publisher=[[EE Times]] |url=https://www.eetimes.com/document.asp?doc_id=1325690}}</ref>

}}

== Further reading ==

*Chapter 2. {{Cite book|asin=1402058683 |title=Designing Embedded Processors: A Low Power Perspective: By: Jörg Henkel, Sri Parameswaran |format= |work=}}

==External links==

* [http://www.google.com/patents/US5621863 US Patent for ZISC hardware], issued to IBM/G.Paillet on April 15, 1997

* [https://doi.org/10.1023%2FA%3A1021990410058 Image Processing Using RBF like Neural Networks: A ZISC-036 Based Fully Parallel Implementation Solving Real World and Real Complexity Industrial Problems] by K. Madani, G. de Trémiolles, and P. Tannhof

* [http://www.lsmarketing.com/LSMFiles/9809-ai1.htm From CISC to RISC to ZISC] by S. Liebman on lsmarketing.com

* [https://web.archive.org/web/20060527023259/http://www.aboutai.net/DesktopDefault.aspx?article=aa071800a.htm&tabid=2 Neural Networks on Silicon] at aboutAI.net

* {{dmoz|Computers/Hardware/Components/Processors/ZISC}}

{{CPU technologies}}

Line 38 ⟶ 64:

{{DEFAULTSORT:No Instruction Set Computing}}

[[Category:Electronic design]]

[[Category:Central processing unit]]

[[Category:Instruction processing]]