Content deleted Content added
m Disambiguated: AXI → Advanced eXtensible Interface |
|||
Line 202:
| {{yes|BSD}}
| Wishbone b4, AXI4
| rv32[i/e][m][a][c][b][u][Zicsr][Zifencei], RISC-V-compliant, CPU & SoC available, highly customizable, GCC toolchain
| [https://github.com/stnolting/neorv32 GitHub] [https://opencores.org/projects/neorv32 OpenCores]
| VHDL
|