Content deleted Content added
m →top: AWB clean up patrol. You can patrol as well!, typo(s) fixed: Highly- → Highly |
m first step Tags: Reverted Visual edit |
||
Line 1:
{{Short description|Memory hierarchy concept applied to CPU caches with multiple levels}}
'''این مقاله درحال ترجمه شدن است'''
'''Cache hierarchy,''' or '''multi-level caches''', refers to a memory architecture that uses a hierarchy of memory stores based on varying access speeds to cache data. Highly requested data is cached in high-speed access memory stores, allowing swifter access by [[central processing unit]] (CPU) cores.
| |||