Controller (computing): Difference between revisions

Content deleted Content added
DPL bot (talk | contribs)
m Robot: removing incoming links template; fewer than 25 links (see the FAQ)
rm the duplicate Memory controller entry
Line 15:
* [[Southbridge (computing)]]
* [[Universal asynchronous receiver/transmitter]] (UART) communications controller chip
* [[Memory controller]], logic which manages the flow of data in a computer system
* [[Peripheral DMA controller]]
* [[Floppy disk controller]]