Revision as of 00:54, 17 September 2022 edit Wtshymanski (talk \| contribs) Extended confirmed users 76,268 edits stale tags, has references, banner at top of page no longer useful to identify specific claims that need citation; articles on ICs are never going to be useful to poets ← Previous edit		Revision as of 10:37, 22 November 2022 edit undo Dan100 (talk \| contribs) Extended confirmed users 29,845 edits No edit summary Tags: Mobile edit Mobile web edit Advanced mobile edit Next edit →
Line 2: [[File:Nmos depletion and.svg\|right\|thumb\|A depletion-load nMOS [[NAND gate]]]] In [[integrated circuit]]s, '''depletion-load NMOS''' is a form of digital [[logic family]] that uses only a single power supply voltage, unlike earlier [[NMOS logic\|~~nMOS~~NMOS]] (n-type [[metal-oxide semiconductor]]) logic families that needed more than one different power supply voltage. Although manufacturing these integrated circuits required additional processing steps, improved switching speed and the elimination of the extra power supply made this logic family the preferred choice for many [[microprocessor]]s and other logic elements. [[Depletion and enhancement modes\|Depletion-mode]] n-type [[MOSFET]]s as load transistors allow single voltage operation and achieve greater speed than possible with pure enhancement-load devices. This is partly because the depletion-mode MOSFETs can be a better [[current source]] approximation than the simpler enhancement-mode transistor can, especially when no extra voltage is available (one of the reasons early pMOS and nMOS chips demanded several voltages).

Depletion-load NMOS logic: Difference between revisions