Content deleted Content added
m →Flynn's taxonomy: disambiguate Tags: AWB Disambiguation links added |
Citation bot (talk | contribs) Add: isbn. | Use this bot. Report bugs. | Suggested by Whoop whoop pull up | #UCB_webform 13/1195 |
||
Line 13:
===Instruction set architecture (ISA)===
{{Main|Instruction set}}
Most architectures today use shorter and simpler instructions, like the [[load/store architecture]], which help in optimizing the instruction pipeline for faster execution. Instructions are usually all of the same size which also helps in optimizing the instruction fetch logic. Such an ISA is called a [[Reduced instruction set computing|RISC]] architecture.<ref>{{cite conference|last1=Bhandarkar|first1=Dileep|last2=Clark|first2=Douglas W.|title=Performance from Architecture: Comparing a RISC and a CISC with Similar Hardware Organization|journal=Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems|date=1 January 1991|pages=310–319|doi=10.1145/106972.107003|url=http://dl.acm.org/citation.cfm?id=107003&CFID=860927590&CFTOKEN=39315780|publisher=ACM|isbn=0897913809 }}</ref>
===Instruction pipelining===
| |||