Logic simulation: Difference between revisions

Revision as of 04:45, 2 January 2023

Revision as of 00:49, 3 January 2023

Line 15:

A prospective way to accelerate logic simulation is using [[distributed computing|distributed]] and [[parallel computing|parallel]] computations.<ref>Software system for distributed [[Event-driven programming|event-driven]] logic simulation. Ladyzhensky Y.V., Popoff Y.V. Proceedings of IEEE East-West Design & Test Workshop(EWDTW'05). IEEE EWDTW, 2005, p.119-122 {{ISBN|966-659-113-8}}</ref>

To help gauge the thoroughness of a simulation, tools exist for assessing [[code coverage]], functional coverage and logic coverage tools.<ref>{{cn|date=Januarycite 2023}}conference

|title=Practical code coverage for Verilog

|author=Wang, Tsu-Hua and Tan, Chong Guan

|conference=1995 IEEE International Verilog HDL Conference

|pages=99-104

|year=1995

|publisher=IEEE

|url=https://ieeexplore.ieee.org/abstract/document/512503 }}</ref>

== Event simulation versus cycle simulation ==