256-bit computing: Difference between revisions

Content deleted Content added
Software: Recent implementations of CHERI use 2 × word-size capabilities ("CHERI Concentrate"); see https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-951.pdf
Line 25:
 
==Software==
* 256 bits is a common [[key size]] for [[symmetric cipher]]s in [[cryptography]], such as [[Advanced Encryption Standard]] (AES).
* Increasing the word size can accelerate [[arbitrary-precision arithmetic|multiple precision]] mathematical libraries. Applications include [[cryptography]].
* Researchers at the [[University of Cambridge]] use a 256-bit capability pointer, which includes capability and addressing information, on early implementations of their CHERI capability system.<ref>{{cite web|url=http://www.csl.sri.com/users/neumann/2012resolve-cheri.pdf|title=CHERI: a research platform deconflating hardware virtualization and protection|last1=Watson|first1=Robert N. M.|author-link=Robert Watson (computer scientist)|last2=Neumann|first2=Peter G.|author2-link=Peter G. Neumann|date=3 March 2012|work=Unpublished workshop paper for RESoLVE’12, March 3, 2012, London, UK|publisher=[[SRI International]] Computer Science Laboratory|last3=Woodruff|first3=Jonathan|last4=Anderson|first4=Jonathan|last5=Anderson|first5=Ross|author-link5=Ross J. Anderson|last6=Dave|first6=Nirav|last7=Laurie|first7=Ben|author-link7=Ben Laurie|last8=Moore|first8=Simon W.|last9=Murdoch|first9=Steven J.|author-link9=Steven Murdoch|first10=Philip|last10=Paeps|first11=Michael|last11=Roe|first12=Hassen|last12=Saidi}}</ref>