Cache placement policies: Difference between revisions

Revision as of 14:02, 9 January 2023

Revision as of 14:05, 9 January 2023

Line 70:

Consider a main memory of 16 kilobytes, which is organized as 4-byte blocks, and a fully associative cache of 256 bytes and a block size of 4 bytes. Because the main memory is 16kB, we need a minimum of 14 bits to uniquely represent a memory address.

TheSince each cache block is of size 4 bytes, the total number of sets in the cache is 1256/4, andwhich theequals set contains 256/4=64 cache lines, as the cache block is of size 4 bytes.

The incoming address to the cache is divided into bits for offset and tag.