IBM System/360 architecture: Difference between revisions

Content deleted Content added
Big-endian -> big-endian in cross references
Tag: Reverted
Undid revision 1132621621 by John Sauter (talk) - not clear what the piping adds here.
Line 346:
* 64-bit processor status register (PSW), which includes a 24-bit [[Program counter|instruction address]]
* 24-bit (16 MB) byte-addressable memory space
* [[big-endian|Big-endian]] byte/word order
* A ''standard instruction set'', including fixed-point binary arithmetic and logical instructions, present on all System/360 models (except the [[IBM System/360 Model 20|Model 20]], see below).
** A ''commercial instruction set'', adding decimal arithmetic instructions, is optional on some models, as is a ''scientific instruction set'', which adds floating-point instructions. The ''universal instruction set'' includes all of the above plus the storage protection instructions and is standard for some models.