Inter-processor interrupt: Difference between revisions

Revision as of 16:16, 17 October 2022

Revision as of 23:26, 16 January 2023

Line 1:

{{short description|Type of interrupt signal sent between computer processors}}

{{More references|date=December 2014}}

AnIn [[computing]], an '''inter-processor interrupt''' ('''IPI'''), also known as a ''shoulder tap'', is a special type of [[interrupt]] by which one [[Processor (computing)|processor]] may interrupt another processor in a [[multiprocessor]] system if the interrupting processor requires action from the other processor. Actions that might be requested include:

* flushes of [[memory management unit]] caches, such as [[translation lookaside buffer]]s, on other processors when memory mappings are changed by one processor;

Line 7 ⟶ 8:

* Notify a processor that higher priority work is available.

* Notify a processor of work that cannot be done on all processors due to, e.g.,

** asymmetric access to [[I/O channelschannel]]s<ref>{{cite manual

| title = OS I/O Supervisor Logic - Release 21 - Program Number 360S-CI-505

| id = GY28-6616-9