Parallel SCSI: Difference between revisions

Revision as of 00:26, 6 June 2023

Revision as of 19:46, 6 June 2023

Line 30:

{| class="wikitable"

|-

! rowspan=32 | Interface

! rowspan=32 | Alternative names

! rowspan=32 | Specification document{{efn-ua|Specifications are maintained by the T10 subcommittee of the [[International Committee for Information Technology Standards]].}}

! rowspan=32 | Connector

! rowspan=32 | Width (bits)

! rowspan=32 | Clock{{efn-ua|group=Comparison|Clock rate in [[Hertzhertz|MHz]] for SPI, or [[bitrate]] (per second) for serial interfaces.}}

! colspan=6 | Maximum

! colspan=2 | Electrical

Line 41:

! colspan=2 | Throughput

! colspan=3 | Length ([[metre|m]])

! rowspan=21 | Devices{{efn-ua|group=Comparison|Including any host adapters (i.e., computers count as a device).}}

! rowspan=21 | Impedance ([[Ohm|Ω]])

! rowspan=21 | Voltage ([[Volt|V]])

|-

! [[MB/s]]

Line 121:

| rowspan=3 | 68-pin

| rowspan=3 | 16

| rowspan=3 | 20 MHz

| rowspan=3 | 40 MB/s

| rowspan=3 | 320 Mbit/s