Segger Microcontroller Systems: Difference between revisions

Content deleted Content added
Line 47:
| J-Link BASE || 2.0 HS || None || None || 20-pin 0.1" || None || 1.2V to 5V || 15 MHz || 1 MByte/s || 2 pins || Limited
|-
| style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} <!-- NOTE - grouping divider -->
|-
| J-Link EDU || 2.0 HS || None || None || 20-pin 0.1" || None || 1.2V to 5V || 15&nbsp;MHz || 1 MByte/s || 2 pins || Limited