Property Specification Language: Difference between revisions

Content deleted Content added
m oops, should have been {{compu-lang-stub}}
mNo edit summary
Line 1:
'''Property Specification Language''' is a language [[standard]]ized by [[Accellera]] for specifying [[property|properties]] or [[assertion (computing)|assertions]]s about [[hardware]] designs. It comes in two flavors, one for [[VHDL]] and one for [[Verilog]].
 
More information is available at