Cache placement policies: Difference between revisions

Content deleted Content added
Tags: Reverted Visual edit
Cousteau (talk | contribs)
m Undid revision 1202879777 by 161.69.54.47 (talk) - Let's be consistent. If we're using Verilog-style 'b notation for binary we should use it everywhere in the article. Reverting to 0b style.
Line 39:
Below are memory addresses and an explanation of which cache line they map to:
 
# Address <code>0x0000</code> (tag - <code>'b00_00000b00_0000</code>, index – <code>'b00_00000b00_0000</code>, offset – <code>'b000b00</code>) corresponds to block 0 of the memory and maps to the set 0 of the cache.
# Address <code>0x0004</code> (tag - <code>'b00_00000b00_0000</code>, index – <code>'b00_00010b00_0001</code>, offset – <code>'b000b00</code>) corresponds to block 1 of the memory and maps to the set 1 of the cache.
# Address <code>0x00FF</code> (tag – <code>0b00_0000</code>, index – <code>0b11_1111</code>, offset – <code>0b11</code>) corresponds to block 63 of the memory and maps to the set 63 of the cache.
# Address <code>0x0100</code> (tag – <code>0b00_0001</code>, index – <code>0b00_0000</code>, offset – <code>0b00</code>) corresponds to block 64 of the memory and maps to the set 0 of the cache.