Serial Peripheral Interface: Difference between revisions

Revision as of 15:58, 12 February 2024

Revision as of 16:02, 12 February 2024

Line 44:

:{| class="wikitable"

! Short<br/>Name !! Long<br/>Name !! Description<br/>(historical terms in parens)

|-

| {{center|{{Overline|CS}}}} || {{center|Chip Select}} || [[Chip select]] signal ([[Logic level#Active state|activeActive-low]]) [[Chip select|chip select signal]] from main (master).

|-

| {{center|SCLK}} || {{center|Serial Clock}} || [[Clock signal]] from main (master).

|-

| {{center|MOSI}} || {{center|Main Out, Sub In<br/>(Mastermaster Outout, Slaveslave Inin)}} || [[Serial communication|Serial data]] from main (master), highest bit first.

|-

| {{center|MISO}} || {{center|Main In, Sub Out<br/>(Mastermaster Inin, Slaveslave Outout)}} || [[Serial communication|Serial data]] from sub (slave), highest bit first.

|}