Content deleted Content added
→Operation: add |
→Operation: shorten width of table |
||
Line 39:
==Operation==
''<small>(Note: [[#Variations|Variations]] section describes operation of non-standard variants.)</small>''
[[File:SPI basic operation, single Main & Sub.svg|thumb|368x368px|Figure 1: Basic SPI configuration using a single main and a single sub. Each device internally uses a [[shift register]] for serial communication, which together forms an inter-chip [[circular buffer]].]]
SPI has four [[Logic signal|logic signals]] (which may have [[#Alternative terminology|alternative names]]):
:{| class="wikitable"
! Short<br/>Name !! Long<br/>Name !! Description<br/>(historical terms in parens)
|-
| {{center|{{Overline|CS}}}} || {{center|Chip Select}} || [[Logic level#Active state|Active-low]] [[Chip select|chip select signal]] from main (master) to
|-
| {{center|SCLK}} || {{center|Serial Clock}} || [[Clock signal]] from main (master) transitions for each serial data bit.
| |||