Content deleted Content added
m Reverted edit by 2A01:5EC0:7801:3A4A:1:0:CAAA:5C73 (talk) to last version by Happy5214 |
→Digital circuits: Clarified description of operation a little |
||
Line 28:
== Digital circuits ==
[[File:7400 Circuit.svg|right|thumb|Circuit of [[Transistor–transistor logic|TTL]] [[NAND gate]] has a 'totem pole output' stage ''(right)'' consisting of two NPN transistors in push pull. When at least one of the inputs is low, transistor ''V''<sub>1</sub> is turned on, ''V''<sub>2</sub> is turned off, ''V''<sub>3</sub> is turned on and ''V''<sub>4</sub> off, pulling output voltage high. When both inputs are high, ''V''<sub>2</sub> is on, ''V''<sub>3</sub> is off and ''V''<sub>4</sub> is turned on, pulling output low.]]
A digital use of a push–pull configuration is the output of TTL and related families. The upper transistor is functioning as an active pull-up, in linear mode, while the lower transistor works digitally. For this reason they are not capable of sourcing as much current as they can ''sink'' (typically 20 times less). Because of the way these circuits are drawn schematically, with two transistors stacked vertically, normally with a level shifting diode in between, they are called "'''totem pole'''" outputs.
| |||