512-bit computing: Difference between revisions

Content deleted Content added
m c/e
Hardware: archiveurl for Nvidia Quadro page
Line 14:
The Intel [[Xeon Phi]] has a [[vector processing unit]] with 512-bit vector registers, each one holding sixteen [[32-bit computing|32-bit]] elements or eight [[64-bit computing|64-bit]] elements, and one instruction can operate on all these values in parallel. However, the Xeon Phi's vector processing unit does not operate on individual numbers that are 512 bits long.<ref>{{cite web|url=https://software.intel.com/sites/default/files/managed/09/07/xeon-phi-coprocessor-system-software-developers-guide.pdf|title=Intel Xeon Phi Coprocessor System Software Developers Guide|publisher=[[Intel]]|date=March 2014|access-date=April 30, 2019}}</ref>
 
Some GPUs such as the [[Advanced Micro Devices]] (AMD) [[Radeon HD 2000 series#Radeon HD 2900|Radeon HD 2900XT]], the [[Nvidia]] GTX 280,<ref>{{cite web|url=http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-280/specifications |title=GTX 280: Specifications |publisher=GeForce |access-date=2013-08-13}}</ref> GTX 285,<ref>{{cite web|url=http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-285/specifications |title=GTX 285: Specifications |publisher=GeForce |access-date=2013-08-13}}</ref> Quadro FX 5800<ref>{{cite web|url=http://www.nvidia.com/object/product_quadro_fx_5800_us.html |title=Nvidia Quadro FX 5800 provides professionals with visual supercomputing from their desktops delivering results that push visualization beyond traditional 3D |publisher=Nvidia.com |access-date=2013-08-13 |archiveurl=https://web.archive.org/web/20190611163640/http://www.nvidia.com/object/product_quadro_fx_5800_us.html |archivedate=2019-06-11}}</ref> and several [[Nvidia Tesla]] products move data across a 512-bit memory bus. Then [[AMD Radeon Rx 200 Series#Radeon R9 290|AMD Radeon R9 290, R9 290X and 295X2]] followed.
 
[[AVX-512]] are 512-bit extensions to the 256-bit [[Advanced Vector Extensions]] SIMD instructions for x86 [[instruction set architecture]] proposed by Intel in July 2013, and released on 2016 with [[Xeon Phi#Knights Landing|Knights Landing]], and in 2017 on the HEDT and consumer server platform, with Skylake-X and [[Skylake (microarchitecture)#Skylake-SP (14 nm) Scalable Performance|Skylake-SP]] respectively.