Wikipedia

Segger Microcontroller Systems: Difference between revisions

Browse history interactively
← Previous editNext edit →
Content deleted Content added
VisualWikitext
→Debug and trace probes: swap Trace Connector and Debug Connector columns
Line 27:
|+ <big>J-Trace & J-Link Models</big><ref>[http://www.segger.com/jlink-model-overview.html J-Link Model Overview; segger.com]</ref>
|-
! Model !! Host<br/>[[USB#Release_versions|USB]]<br />speed !! Host<br/>[[Ethernet physical layer|Ethernet]]<br />speed !! Host<br/>[[Wi-Fi#Versions_and_generations|Wi-Fi]]<br />&nbsp; !! DebugTrace<br />[[Pin header|connector]]<br />(pins, pitch) !! TraceDebug<br/>[[Pin header|connector]]<br />(pins, pitch) !! Target<br/>[[volt]]age<br />&nbsp; !! Target max<br />download<br />speed !! Target<br />[[Virtual COM port|VCOM]]<br />[[Universal asynchronous receiver-transmitter|UART]] !! Software<br />features<br />&nbsp; !! Photo<br />&nbsp;<br />&nbsp;
|-
| style="text-align:left" | J-Trace PRO<br/>(''ARM & RISC-V'') || {{yes|3.0 SS}} || {{yes|1 [[Gbit]]/s}} || None || {{yes|2019-pins<br/>(21.54mm27mm)<br/>(50150&nbsp;[[MHz]])}} || {{yes|1920-pins<br/>(12.27mm54mm)<br/>(15050&nbsp;[[MHz]])}} || 1.2V to 5V || {{yes|4 MByte/s}} || 2-pins || All || {{sp}}
|-
| style="text-align:left" | J-Trace PRO Cortex-A/R/M || {{yes|3.0 SS}} || {{yes|1 Gbit/s}} || None || {{yes|2019-pins<br/>(21.54mm27mm)<br/>(50150&nbsp;[[MHz]])}} || {{yes|1920-pins<br/>(12.27mm54mm)<br/>(15050&nbsp;[[MHz]])}} || 1.2V to 5V || {{yes|4 MByte/s}} || 2-pins || All || [[File:J-Trace Cortex-ARM 1349x1466 230627.png|95px]]
|-
| style="text-align:left" | J-Trace PRO Cortex-M || {{yes|3.0 SS}} || {{yes|1 Gbit/s}} || None || {{yes|2019-pins<br/>(21.54mm27mm)<br/>(50150&nbsp;[[MHz]])}} || {{yes|1920-pins<br/>(12.27mm54mm)<br/>(15050&nbsp;[[MHz]])}} || 1.2V to 5V || {{yes|4 MByte/s}} || 2-pins || All || [[File:J-Trace Cortex-M 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Trace PRO RISC-V || {{yes|3.0 SS}} || {{yes|1 Gbit/s}} || None || {{yes|2019-pins<br/>(21.54mm27mm)<br/>(50150&nbsp;[[MHz]])}} || {{yes|1920-pins<br/>(12.27mm54mm)<br/>(15050&nbsp;[[MHz]])}} || 1.2V to 5V || {{yes|4 MByte/s}} || 2-pins || All || [[File:J-Trace RISC-V 1349x1466.png|95px]]
|-
| style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} <!-- NOTE - grouping divider -->
|-
| style="text-align:left" | J-Link PRO [[Power over Ethernet|PoE]] || 2.0 HS || {{yes|100 [[Mbit/s]]}} || None || None || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || None || 1.2V to 5V || {{yes|4 MByte/s}} || {{yes|2-pins<br/>(10M)}} || All || {{sp}}
|-
| style="text-align:left" | J-Link PRO || 2.0 HS || {{yes|100 Mbit/s}} || None || None || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || None || 1.2V to 5V || {{yes|4 MByte/s}} || {{yes|2-pins<br/>(10M)}} || All || [[File:J-Link PRO 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link ULTRA+ || 2.0 HS || None || None || None || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || None || 1.2V to 5V || {{yes|4 MByte/s}} || {{yes|2-pins<br/>(10M)}} || All || [[File:J-Link ULTRA-PLUS 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link [[WiFi]] || 2.0 HS || None || {{yes|802.11b/g/n<br/>(2.4GHz)}} || None || 20-pins<br/>(2.54mm)<br/>(15&nbsp;[[MHz]]) || None || 1.2V to 5V || 1 MByte/s || 2-pins<br/>(115.2K) || All || [[File:J-Link Wifi 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link PLUS,<br/>J-Link PLUS Compact || 2.0 HS || None || None || None || 20-pins<br/>(2.54mm)<br/>(15&nbsp;[[MHz]]) || None || 1.2V to 5V || 1 MByte/s || 2-pins<br/>(115.2K) || All || [[File:J-Link PLUS Classic 1349x1466.png|95px]] [[File:J-Link PLUS-Compact 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link BASE,<br/>J-Link BASE Compact || 2.0 HS || None || None || None || 20-pins<br/>(2.54mm)<br/>(15&nbsp;[[MHz]]) || None || 1.2V to 5V || 1 MByte/s || 2-pins<br/>(115.2K) || {{maybe|Limited}} || [[File:J-Link BASE Classic 1349x1466.png|95px]] [[File:J-Link BASE-Compact 1349x1466.png|95px]]
|-
| style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} || style="background: black;" | {{sp}} <!-- NOTE - grouping divider -->
|-
| style="text-align:left" | J-Link EDU<br/>(''discontinued'') || 2.0 HS || None || None || None || 20-pins<br/>(2.54mm)<br/>(15&nbsp;[[MHz]]) || None || 1.2V to 5V || 1 MByte/s || 2-pins<br/>(115.2K) || {{maybe|Limited}} || [[File:J-Link EDU 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link EDU Mini || {{maybe|2.0 FS}} || None || None || None || {{maybe|9-pins<br/>(1.27mm)<br/>(4&nbsp;[[MHz]])}} || None || {{maybe|3.3V}} || {{maybe|0.2 MByte/s}} || {{no|None}} || {{maybe|Limited}} || [[File:J-Link EDU-mini 1349x1466.png|95px]]
|-
| style="text-align:left" | J-Link OB<br/>(''on board'') || {{maybe|2.0 FS}} || None || None || None || {{maybe|Integrated<br/>(4&nbsp;[[MHz]])}} || None || {{maybe|Depends}} || {{maybe|0.2 MByte/s}} || {{maybe|Depends}} || {{maybe|Limited}} ||
|}
* Note: Further models are J-Link LITE ARM, J-Link LITE CortexM, J-Link LITE RX, J-Link OEM.<ref>[http://www.segger.com/other-j-links.html Other J-Links; segger.com]</ref>
Retrieved from "https://en.wikipedia.org/wiki/Segger_Microcontroller_Systems"