Content deleted Content added
→Debug and trace probes: add title word to clarify |
→Debug and trace probes: clarify |
||
Line 27:
|+ <big>J-Trace & J-Link Models</big><ref>[http://www.segger.com/jlink-model-overview.html J-Link Model Overview; segger.com]</ref>
|-
! Model !! Host<br/>[[USB#Release_versions|USB]]<br />speed !! Host<br/>[[Ethernet physical layer|Ethernet]]<br />speed !! Host<br/>[[Wi-Fi#Versions_and_generations|Wi-Fi]]<br/>type !! Target<br/>[[volt]]age<br/>range !! Target Trace<br />[[Pin header|connector]]<br />(pins, pitch) !! Target Debug<br/>[[Pin header|connector]]<br />(pins, pitch) !! Target max<br />download<br />speed !! Target<br />[[Virtual COM port|VCOM]]<br />[[Universal asynchronous receiver-transmitter|UART]] !!
|-
| style="text-align:left" | J-Trace PRO<br/>(''ARM & RISC-V'') || {{yes|3.0 SS}} || {{yes|1 [[Gbit]]/s}} || None || 1.2V to 5V || {{yes|19-pins<br/>(1.27mm)<br/>(150 [[MHz]])}} || {{yes|20-pins<br/>(2.54mm)<br/>(50 [[MHz]])}} || {{yes|4 MByte/s}} || 2-pins || All || {{sp}}
| |||