Content deleted Content added
m lc per MOS:EXPABBR and MOS:SECTIONCAPS, added wikilink |
m lc common nouns Tags: Visual edit Mobile edit Mobile web edit Advanced mobile edit |
||
Line 73:
=== Logic blocks ===
{{Main|Logic block}}
[[File:FPGA cell example.png|thumb|Simplified example illustration of a logic cell (LUT – [[
The most common FPGA architecture consists of an array of [[logic block]]s called configurable logic blocks (CLBs) or logic array blocks (LABs) (depending on vendor), [[I/O address|I/O pads]], and routing channels.<ref name="FPGA" /> Generally, all the routing channels have the same width (number of signals). Multiple I/O pads may fit into the height of one row or the width of one column in the array.
| |||