Content deleted Content added
m Toadspike moved page Draft:Capability Hardware Enhanced RISC Instructions to Capability Hardware Enhanced RISC Instructions: Publishing accepted Articles for creation submission (AFCH) |
Cleaning up accepted Articles for creation submission (AFCH) |
||
Line 1:
{{Short description|Computer architecture for security}}
'''CHERI''' (Capability Hardware Enhanced RISC Instructions) is a computer processor technology designed to improve security. CHERI aims to address the root cause of the problems that are caused by a lack of [[memory safety]] in common implementations of languages such as [[C (programming language)|C]]/[[C++]], which are responsible for around 70% of security vulnerabilities in modern systems.<ref>{{cite web |url=https://www.zdnet.com/article/chrome-70-of-all-security-bugs-are-memory-safety-issues/ |publisher=ZDNet |title=Chrome: 70% of all security bugs are memory safety issues | date=22 May 2020 | access-date=24 January 2025}}</ref><ref>{{cite web |url=https://www.zdnet.com/article/microsoft-70-percent-of-all-security-bugs-are-memory-safety-issues/ |title= Microsoft: 70 percent of all security bugs are memory safety issues |publisher=ZDNet | date=11 February 2019 | access-date=24 January 2025}}</ref>
Line 78 ⟶ 62:
= References =
{{reflist}}
[[Category:Computer architecture]]
|