Capability Hardware Enhanced RISC Instructions: Difference between revisions

Content deleted Content added
Use citation templates.
CHERI Implementations: Use a citation template, add URL, title, and publisher.
Line 32:
 
* '''Morello''': Developed by Arm as part of the UKRI-funded Digital Security by Design (DSbD) programme,<ref>{{cite web |url=https://www.arm.com/architecture/cpu/morello |title=Arm Morello Program |access-date=9 January 2025}}</ref><ref>{{cite web |last1=Robinson |first1=Dan |title=How Arm popped CHERI architecture into Morello Program hardware |url=https://www.theregister.com/2022/08/26/arm_cheri_morello/ |publisher=The Register |access-date=11 January 2025}}</ref> the Morello chip is a superset architecture designed to evaluate experimental CHERI features for potential production use on the AArch64 architecture. The Morello board supports CheriBSD, custom versions of Android, and Linux. It remains a research prototype.
* '''CHERIoT''':<ref name="cheriot" /> Introduced by Microsoft in 2023<ref>{{cite tech report |author1=Saar Amar, |author2=Tony Chen, |author3=David Chisnall, |author4=Felix Domke, |author5=Nathaniel Filardo, |author6=Kunyan Liu, |author7=Robert Norton-Wright, |author8=Yucong Tao, |author9=Robert N. M. Watson, |author10=Hongyan Xia, |title=CHERIoT: Rethinking security for low-cost embedded systems |id=MSR-TR-2023-6 | date=February 2023 |publisher=Microsoft |url=https://www.microsoft.com/en-us/research/publication/cheriot-rethinking-security-for-low-cost-embedded-systems/}}</ref> and now developed by multiple vendors,<ref>{{cite web| url=https://cheriot.org/govenance/organisation/2024/11/01/cheriot-administration.html |title= Who controls the CHERIoT project? |date= November 2024 |access-date=20 January 2025 }}</ref> CHERIoT is a RISC-V CHERI adaptation optimised for small embedded devices. CHERIoT is a hardware-software co-designed project and builds a custom RTOS and compartment model along with specialised hardware to provide string security guarantees. It incorporates advanced memory safety features inspired by the CHERI temporal safety projects performed on Morello.
* '''Sonata''':<ref>{{cite web |url=https://www.sunburst-project.org | title=Welcome to the Sunburst Project | publisher=lowRISC | access-date=20 January 2025}}</ref> Developed by lowRISC and manufactured by NewAE as part of the UKRI-funded Sunburst project, the Sonata platform is an FPGA-based system designed to run RISC-V architectures. The board has an open-source design, allowing researchers and developers to modify and adapt its hardware and software. Sonata is primarily designed as a prototyping system for CHERIoT.
* '''ICENI''': Announced by SCI Semiconductors in 2024,<ref name="iceni" /> ICENI is a CHERIoT-compatible microcontroller designed for secure embedded systems.