Memory controller: Difference between revisions

Revision as of 01:53, 6 January 2025

Revision as of 04:40, 26 January 2025

Line 67:

== References ==

{{Reflist}}<!--[[User:Kvng/RTH]]-->

== External links ==

* [{{web archive |url=https://web.archive.org/web/20110929024052/http://www.kingston.com/newtech/MKF_520DDRwhitepaper.pdf |title=Infineon/Kingston (a memory vendor) Dual Channel DDR Memory Whitepaper]}}{{snd}} explains dual channel memory controllers, and how to use them

* [https://www.utmel.com/blog/categories/memory%20chip/what-is-a-memory-controller/ Introduction to Memory Controller]

* [https://www.intel.com/content/www/us/en/support/articles/000005657/boards-and-kits.html Intel guide on Single- and Multichannel Memory Modes]{{dl|date=January 2025}}

* [https://www.embedic.com/technology/details/what-is-a-memory-controller What is a Memory Controller and How Does it Work]

* [https://www.jotrin.com/technology/details/what-is-memory-controller What is Memory Controller?]

* [https://www.lisleapex.com/blog-memory-controllers-history-and-how-it-work Memory Controllers:History and How it Work] {{sic}}

* [https://www.dyethin.com/blog/industry/what-is-a-flash-memory-everything-you-need-to-know! Flash Memory: Types and Development History] {{sicdl|date=January 2025}}

{{CPU technologies}}