Content deleted Content added
No edit summary |
GreenC bot (talk | contribs) Rescued 1 archive link; reformat 2 links. Wayback Medic 2.5 per WP:USURPURL and JUDI batch #22ab |
||
Line 33:
==References==
* [https://archive.org/details/bitsavers_inteldataBMay77_21293903 1977 Intel Memory Design Handbook] - archive.org
* {{usurped|1=[https://web.archive.org/web/20130812120201/http://www.intel-vintage.info/intelmemory.htm Intel PROM datasheets]}} - intel-vintage.info
* View the US "Switch Matrix" Patent #3028659 at [http://patimg2.uspto.gov/.piw?Docid=03028659&idkey=NONE US Patent Office] {{Webarchive|url=https://web.archive.org/web/20151016080757/http://patimg2.uspto.gov/.piw?Docid=03028659&idkey=NONE |date=2015-10-16 }} or [https://patents.google.com/patent/US3028659 Google]
* View Kilopass Technology Patent US "High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown" Patent #6940751 at [http://patimg2.uspto.gov/.piw?Docid=6940751&idkey=NONE US Patent Office] {{Webarchive|url=https://web.archive.org/web/20150904051044/http://patimg2.uspto.gov/.piw?Docid=6940751&idkey=NONE |date=2015-09-04 }} or [https://patents.google.com/patent/US6940751 Google]
* View Sidense US "Split Channel Antifuse Array Architecture" Patent #7402855 at [http://patimg2.uspto.gov/.piw?Docid=7402855&idkey=NONE US Patent Office] {{Webarchive|url=https://web.archive.org/web/20150904051044/http://patimg2.uspto.gov/.piw?Docid=7402855&idkey=NONE |date=2015-09-04 }} or [https://patents.google.com/patent/US20060244099 Google]
* View the US "Method of Manufacturing Semiconductor Integrated Circuits" Patent #3634929 at [http://patimg2.uspto.gov/.piw?Docid=3634929&idkey=NONE US Patent Office] {{Webarchive|url=https://web.archive.org/web/20150904051044/http://patimg2.uspto.gov/.piw?Docid=3634929&idkey=NONE |date=2015-09-04 }} or [https://patents.google.com/patent/US3634929 Google]
* CHOI et al. (2008). {{usurped|1=[https://wayback.archive-it.org/all/20081031153339/http://www.ee.ucla.edu/~ipl/New_Non-Volatile_Memory_Structures_for_FPGA_Architectures.pdf "New Non-Volatile Memory Structures for FPGA Architectures"]}}
* For the Advantages and Disadvantages table, see Ramamoorthy, G: "Dataquest Insight: Nonvolatile Memory IP Market, Worldwide, 2008-2013", page 10. Gartner, 2009
| |||