Multiple instruction, multiple data: Difference between revisions

Revision as of 20:10, 15 July 2025

Latest revision as of 13:12, 19 July 2025

Line 39:

==See also==

* [[Symmetric multiprocessing|SMP]]

* [[Non-Uniform Memory Access|NUMA]]

* [[Torus interconnect]]

* [[Flynn's taxonomy]]

* [[MapReduce]]

* [[Non-Uniform Memory Access|NUMA]]

* [[Symmetric multiprocessing|SMP]]

* [[SPMD]]

* [[Superscalar]]

* [[Torus interconnect]]

* [[Very long instruction word]]

* [[MapReduce]]

==References==