A Block diagram Language: Difference between revisions

Revision as of 08:56, 12 July 2008

Revision as of 07:20, 13 July 2008

Line 1:

{{dated prod|concern = Non-notable language. [[WP:COI]]|month = July|day = 7|year = 2008|time = 17:20|timestamp = 20080707172057}}

<!-- Do not use the "dated prod" template directly; the above line is generated by "subst:prod|reason" -->

{{COI}}

'''A Block diagram Language (ABL)''' is the graphic companion language of the textual [[hardware description language]] [[KARL]], which supports [[Structured hardware design]]. It has been authored by [[Reiner Hartenstein]] and jointly implemented by the [[Xputer]] Lab at [[TU Kaiserslautern]] and Guglielmo Girardi at [[CSELT]], Torino,Italy, as the ABLED interactive graphic hardware design editor with automatic interconnect compatibility check. The [[Domino notation]] of ABL is based on structured wiring function primitives and topological notations of [[KARL]] and allows interactive interconnect synthesis by module block abutment. A couple of other design tools are based on these calculus-like notations, like ARIANNA (interactive chip floor plan generator, and GENMON from [[CSELT]]), the BACH compiler, an [[ASIC]] Data path module generator, and others.