Massive parallel processing: Difference between revisions

Revision as of 20:42, 27 August 2008

Revision as of 16:10, 24 September 2008

Line 9:

Through advances in [[Moore's Law]], single-chip implementations of [[massively parallel processor array]]s are becoming cost effective, and finding particular application in high performance [[embedded systems]] appplications such as [[video compression]]. Examples include chips from [[Ambric]], [[Picochip|picoChip]], and [[Tilera]].

{{compu-stub}}

==See also==

Line 20 ⟶ 18:

*[[Process oriented programming]]

*[[Symmetric multiprocessing]]

{{Parallel_computing}}

[[Category:Parallel computing]]

{{compu-stub}}

[[Category:Parallel computing]]

[[de:Massively Parallel Processing]]