Multi-channel memory architecture: Difference between revisions

Revision as of 17:08, 24 October 2005

Revision as of 23:23, 24 October 2005

Line 1:

''Dual-channel architecture'' [[DDR_SDRAM|DDR SDRAM]] describes a [[motherboard]] technology that effectively doubles data throughput in the frontside bus from RAM to the [[Northbridge (computing)|memory controller]]. DDR-enabled memory controllers utilize two 64-bit data channels, resulting in a total bandwidth of 128 bits, to move data from RAM to the CPU.

In order to achieve this, the [[DDR_SDRAM|DDR SDRAM]] memory modules must be installed into matching memory slots, which are usually color coded on the [[motherboard]]. Each memory module in each slot mustshould be identical to the one in its matching slot.It's also possible to use similar memory sticks from different manufacturers or different production series as long they are of the same size, specification, the same number of memory chips and internal organisation.

==Reason For Being==

[[Image:ram_bottleneck.gif|frame|Graphic illustrating bottleneck between CPU, RAM, and other peripherals]]

Dual channel technology was created to address the issue of bottlenecks. Increased processor speed and performance requires other, less prominent components to keep pace.

The most conspicuous of these parts is the memory controller, which regulates data flow between CPU and the system memory (RAM). The memory controller determines the types and speeds of RAM as well as the maximum size of each individual memory module and the overall memory capacity of the system. There are many memory controller designs; prior to 2003, the most common was the single channel configuration. Among its advantages are its low cost and flexibility. Its ability to produce a bottleneck effect arises when it is unable to keep up with the processor, leaving it with nothing to process while the memory controller is struggling to keep up with the data flow. Under the single channel architecture, any CPU with a bus speed that is greater than the memory speed would be liable to fall prey to this bottleneck effect.

The dual channel configuration alleviates the problem by doubling the amount of available memory bandwidth. Instead of a single memory channel, a second, parallel channel is added. With two channels working simultaneously, the bottleneck is reduced. Rather than wait for memory technology to improve, dual channel architecture simply takes the existing RAM technology and improves the method in which it is handled. While the actual implementation differs between Intel and AMD motherboards, the basic theory stands.

==External Links==

[http://www.kingston.com/newtech/MKF_520DDRwhitepaper.pdf Whitepaper on Dual Channel Memory]

{{Compu-hardware-stub}}

[[de:Dual Channel]]

[[es:Dual Channel]]

{{Compu-hardware-stub}}

FSB- Front Side Bus