Soft microprocessor: Difference between revisions

Revision as of 00:56, 3 May 2009

Revision as of 17:05, 15 May 2009

Line 125:

| 16-bit RISC CPU + SoC featured in Circuit Cellar Magazine #116-118

| [http://www.fpgacpu.org/xsoc/index.html XSOC/xr16]

|-

| [[ZPU Soft Processor|ZPU]]

| Zylin AS

| {{yes}}

| [[Wishbone (computer bus)|Wishbone]]

| Stack based CPU, configurable 16/32 bit datapath, [[eCos]] support

| [http://opensource.zylin.com/zpu.htm Zylin CPU]

|}

</center>