Template:Infobox CPU architecture/doc: Difference between revisions

Content deleted Content added
Description: Instruction set architectures don't have a bus; different implementations of the same ISA can have different numbers of buses and bus widths.
Parameters: An ISA doesn't have a bus; different implementations of the same ISA can have different numbers of buses, of different widths.
Line 80:
; name: Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM
; designer: Designer of the architecture
; bits: Width of busaccumulator/general registers/stack top, e.g. 32-bit, 64-bit
; introduced: Year introduced
; version: Version/revision of architecture/ISA