Address decoder: Difference between revisions

Revision as of 21:03, 9 September 2009

Revision as of 14:53, 9 October 2009

Line 3:

Address decoders are fundamental building blocks for systems that use buses. They are represented in all integrated circuit families and processes and in all standard [[FPGA]] and [[ASIC]] libraries. They are discussed in introductory textbooks in digital logic design.

{{compu-hardware-stub}}

==External Links==

[http://notes.ump.edu.my/fkee/FADHIL%20ABAS/BEE2223/13_Address%20Decoder.ppt Universiti Malaysia Pahang E-Notes]

[[Category:Digital electronics| ]]