Content deleted Content added
Line 5:
[[Image:Dual Core Generic.png|thumb|190px|Conceptual diagram of a dual-core CPU, with CPU-local Level 1 caches, and shared, on-chip Level 2 caches.]]
==Commercial examples
*[[IBM|International Business Machines (IBM)]]'s [[POWER4]], released in [[2000]]
|