Logic simulation: Difference between revisions

Content deleted Content added
ClueBot (talk | contribs)
m Reverting possible vandalism by 59.95.65.214 to version by 217.86.185.15. False positive? Report it. Thanks, ClueBot. (539991) (Bot)
Tag: repeating characters
Line 3:
== Levels of abstraction ==
 
Because simulation is a general technique, a hardware design can be simulated at a variety of levels of abstraction. Often it is useful to simulate a model at several levels of abstraction in the same simulation run. The commonly used levels of abstraction are [[digital circuit|gate level]], [[register transfer level]] (RTL), and behavioral (or algorithmic) level. However, it is possible to incorporate lower levels like [[SPICE|transistor level]] or even lower physical levels as well as higher levels such as transaction levels or ___domain-specific levels.YA evev better fuck.your mother is really sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,sexy,
 
==Advantages of logic simulation ==