Address decoder: Difference between revisions

Revision as of 10:36, 16 May 2010

Revision as of 10:37, 16 May 2010

Line 9:

|isbn=9780132133982

|page=489-494

}}</ref> In the latter case, an address decoder with Nn address input bits can serve up to 2^N separate devices. Several members of the [[List of 7400 series integrated circuits|7400 series]] of [[integrated circuit]] are address decoders. An example is the 74154 . This address decoder has four address inputs and sixteen (i.e., 2⁴ ) device selector outputs. An address decoder is also referred to as a "[[demultiplexer]]" or "demux," although these terms are more general and can refer to devices other than address decoders. The 74154 mentioned above can be called a "4-to-16 demux."

Address decoders are fundamental building blocks for systems that use buses. They are represented in all integrated circuit families and processes and in all standard [[FPGA]] and [[ASIC]] libraries. They are discussed in introductory textbooks in digital logic design.<ref name="TAoE"/>