Content deleted Content added
No edit summary |
Autoerrant (talk | contribs) general page cleanup, typos fixed: eg. → e.g. using AWB |
||
Line 1:
{{Unreferenced stub|auto=yes|date=December 2009}}
{{
Line 7:
The PTD consists of a delay gate (which delays the [[clock signal]]) and the clock signal itself passed through a [[NAND gate]] and then inverted.
The benefit of edge triggering is that it removes the problems of zeroes and ones catching associated with pulse triggered flipflops (
{{DEFAULTSORT:Pulse Transition Detector}}
| |||