Content deleted Content added
m Spell Febuary => February |
Add background |
||
Line 29:
}}
In the original [[IBM System/360|S/360]] and [[IBM System/370|S/370]] architectures, each processor had its own set of I/O channels and addressed I/O devices with a 12-bit ''cuu'' address, containing a 4-bit channel number and an 8-bit unit (device) number to be sent on the channel bus in order to select the device; the operating system had to be configured to reflect the processor and ''cuu'' address for each device. The operating system had logic to queue pending I/O on each channel and to handle selection of alternate channels. Initiating an I/O to a channel on a different processor required causing a [[Shoulder tap (computer)|shoulder tap]] interrupt on the other processor so that it could initiate the I/O.
Starting with the [[IBM 3081]] and [[IBM 4381]] in [[S/370 Extended Architecture]]<ref name=SA22-708>{{cite manual
Line 39:
| separator = ,
| postscript =
}}</ref> mode, IBM changed the I/O architecture to
The direct use of IOCP and [[MVS Configuration Program | MVSCP]] has been mostly supplanted by [[Hardware Configuration Definition | Hardware Configuration Definition (HCD)]]<ref name=GA22-7525/>
|