No instruction set computing: Difference between revisions

Content deleted Content added
m oh why can I not read the list of template messages correctly?
SmackBot (talk | contribs)
m Date maintenance tags and general fixes: build 560:, removed wikify tag
Line 1:
{{cleanupCleanup-jargon}}{{wikify|date=October 2010}}
'''No instruction set computing''' ('''NISC''') is a computing architecture and compiler technology for designing highly efficient custom processors and hardware accelerators by allowing a compiler to have low-level control of hardware resources.
 
Line 16:
In the past, microprocessor design technology evolved from [[complex instruction set computer]] (CISC) to [[reduced instruction set computer]] (RISC). In the early days of the computer industry, compiler technology did not exist and programming was done in [[assembly language]]. To make programming easier, computer architects created complex instructions which were direct representations of high level functions of high level programming languages. Another force that encouraged instruction complexity was the lack of large memory blocks.
 
As compiler and memory technologies advanced, RISC architectures were introduced. RISC architectures need more instruction memory and require a compiler to translate high-level languages to RISC assembly code. Further advancement of compiler and memory technologies leads to emerging [[very long instruction word]] (VLIW) processors, where the compiler controls the schedule of instructions and handles data hazards.
 
NISC is a successor of VLIW processors. In NISC, the compiler has both horizontal and vertical control of the operations in the datapath. Therefore, the hardware is much simpler. However the control memory size is larger than the previous generations. To address this issue, low-overhead compression techniques can be used.
Line 29:
 
== Further reading ==
*Chapter 2. {{cite web |url=http://www.amazon.com/Designing-Embedded-Processors-Power-Perspective/dp/1402058683 |title=Designing Embedded Processors: A Low Power Perspective: By: Jeorg Henkel,Sri Parameswaran |accessdate=2007-06-22 |format= |work=}}
 
== External links ==
* [http://www.cecs.uci.edu/~nisc NISC Toolset (a C-to-Verilog and custom processor design tool) in CECS UC, Irvine]
 
{{DEFAULTSORT:No Instruction Set Computing}}
[[Category:Electronic design]]