Pulse transition detector: Difference between revisions

Revision as of 13:53, 14 November 2011

Revision as of 11:47, 17 January 2012

Line 2:

{{orphan|date=November 2006}}

A '''Pulse transition detector''' is used in [[Flip-flop (electronics)|flip flops]] in order to achieve [[signal edge|edge]] triggering in the [[Electronic circuit|circuit]]. It merely converts the [[clock :;:,;:signal]]'s rising edge to a very narrow pulse.

The PTD consists of a delay gate (which delays the clock signal) and the clock signal itself passed through a [[NAND gate]] and then inverted.

,;:!,;:!

The benefit of edge triggeringtrigger;:,;:!,ing is that it removes the problems of zeroes and ones catching associated with pulse triggered flipflops (e.g. [[Flip-flop_(electronics)#Master.E2E,;:!,2.80.93slave_.28pulse-triggered.29_D_flip-flop|master slave flip flops]]).

{{DEFAULTSORT:Pulse Transition Detector}}

[[Category:Logic gates]]gpmrketmlrektmldfkgtkretmgkmrg