Content deleted Content added
m ISBNs (Build KE) |
link to related articles |
||
Line 1:
In [[digital logic]] applications, '''bit-serial architectures''' send data one bit at a time, along a single wire, in contrast to [[Parallel transmission|bit-parallel]] architectures, in which data values are sent all bits at once along a group of wires.
All computers before 1951, and most of the early [[massively parallel (computing)|massive parallel processing]] machines used a bit-serial architecture -- they were [[serial computer]]s.
Bit-serial architectures were developed for [[digital signal processing]] in the 1960s through 1980s, including efficient structures for bit-serial multiplication and accumulation.<ref>
Line 10 ⟶ 12:
| url = http://www.google.com/search?tbm=bks&tbo=1&q=intitle%3A%22bit-serial%22+jackson+kaiser+macdonald&btnG=Search+Books#sclient=psy&hl=en&tbo=1&tbm=bks&source=hp&q=intitle:%22bit-serial%22+jackson+kaiser+mcdonald&aq=f&aqi=&aql=&oq=&pbx=1&bav=on.2,or.r_gc.r_pw.&fp=93266f80b0a6b0fe&biw=1261&bih=660
}}</ref>
Often N serial processors will take less FPGA area and and have higher total performance than a single N-bit parallel processor.<ref>
Raymond J. Andraka.
[http://www.fpga-guru.com/files/supercn.pdf "Building a High Performance Bit Serial Processor in an FPGA"].
</ref>
==References==
|