Content deleted Content added
Compfreak7 (talk | contribs) →Length of simulation: avoiding redirects |
m →Length of simulation: Fixing links to disambiguation pages using AWB |
||
Line 13:
A straightforward approach to this issue may be to emulate the circuit on a [[field-programmable gate array]] instead. [[Formal verification]] can also be explored as an alternative to simulation, although a formal proof is not always possible.
A prospective way to accelerate logic simulation is using [[distributed computing|distributed]] and [[parallel computing|parallel]] computations. <ref> Software system for distributed [[Event-driven programming|event-driven]] logic simulation. Ladyzhensky Y.V., Popoff Y.V. Proceedings of IEEE East-West Design & Test Workshop(EWDTW'05). IEEE EWDTW, 2005, p.119-122 ISBN 966-659-113-8 </ref>
To help gauge the thoroughness of a simulation, tools exist for assessing [[code coverage]], functional coverage and logic coverage tools.
| |||