Content deleted Content added
m →Instruction encoding: per WP:HYPHEN, sub-subsection 3, points 3,4,5, replaced: rarely- → rarely using AWB |
|||
Line 24:
==Architecture==
The architecture comprises a central execution unit that operates on a set of 25 registers,
The instruction set comprises both a (more or less standard) sequential programming model, and instructions that implement multi-threading, multi-core and I/O operations.
|