Content deleted Content added
m Bot: standard sections headers |
|||
Line 9:
==External links==
* [http://www.agnisys.com/streamline-universal-verification-methodology-process/ Whitepaper: How to Streamline Universal Verification Methodology Process]
* [http://www.agnisys.com/design-verification-editor-checker-sv-uvm/ Product: DVinsight™ - Design Verification Editor Checker for System Verilog Universal Verification Methodology Code]
* [http://www.edaplayground.com EDA Playground] - run OVM simulations from a web browser (free online IDE)
|