Content deleted Content added
Reverted good faith edits by 39.59.58.28 (talk): We don't put refs in see also. (TW) |
|||
Line 29:
* [[Logic synthesis]]
* [[Logisim]]
* [[Digital-Logic-Design]]
* [[List of Verilog simulators]]
* [[Functional verification]]
|